A VHDL fixed-point NPU portfolio targeting both FPGA and ASIC flows. It includes a synthesizable pipelined MAC array, layered neuron modules, saturation/overflow handling, .mif weight init, automated testbenches, and scripts covering synthesis-to-P&R. The MNIST inference task is used for fast functional and timing validation. - View it on GitHub