An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) of UM-SJTU JI. - View it on GitHub