RISC-V SoC design for FPGA fast prototyping from University of Naples Federico II - View it on GitHub