UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral. - View it on GitHub