Verilog implementation of USTC RISC-V SoC - View it on GitHub