A minicore with three-stage pipeline based on RISC-V - View it on GitHub