Verilog design of the 10x10 Tridiagonal Matrix Inversion hardware accelerator using synopsys design compiler. - View it on GitHub