This project implements an architectural simulator capable of assessing the performance of a simplified superscalar out-of-order 16-bit dual issue RISC processor that uses Tomasulo’s algorithm with speculation. - View it on GitHub