A Verilog implementation of the Tomasulo algorithm, which allows for out of order execution. - View it on GitHub