A Pipelined RISC-V RV32I Core in SystemVerilog - View it on GitHub