Transpiles a subset of Python functions into synthesizable SystemVerilog. - View it on GitHub