Transpiles a subset of Python functions into synthesizable SystemVerilog. - View it on GitHub
Star
0
Rank
14043221