Implementation of a FIR filter based on Systolic Array using Verilog - View it on GitHub