A parametric RTL code generator of an efficient MxM Systolic Array implementation for Xilinx FPGAs. - View it on GitHub