UCSD CSE 240D WI19 Final Project: A Systolic Array-based Single Convolution Layer in SystemVerilog - View it on GitHub