SweRV FPGA design of Vivado - View it on GitHub