A Superscalar CPU implementation using RISC-V - View it on GitHub