An implementation of super scalar processor for MIPS ISA in Verilog. - View it on GitHub