Exploring the possibility of developing customized hardware solutions (i.e. FPGA deployment) for a time-intensive iterative matrix transformation procedure. Them initial stages involve skill building and developing experience through isolated tests using HDLs, HLS, and FPGAs. - View it on GitHub