SYCL-based Stencil Simulation Framework Targeting FPGAs - View it on GitHub