Devised a unit that accepts baseband sample on every clock and produces correlation output. Simulated the verilog code using GTK wave, analyzed the results, and worked on static timing analysis. Optimized the design to achieve a slack of .76 at 333MHz frequency. - View it on GitHub