Spartan-6 DSP48A1 Slice — RTL Implementation A behavioral RTL model of the Xilinx Spartan-6 DSP48A1 arithmetic slice, written in Verilog and verified through QuestaSim simulation and Vivado implementation. - View it on GitHub