Designed and verified the DSP48A1 slice using Verilog, simulated in QuestaSim, and implemented on FPGA through Vivado. - View it on GitHub