Hardware accelerator design in Verilog for a Sobel operator. Implemented and tested on a Xilinx FPGA. - View it on GitHub