DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog - View it on GitHub