This electronic document is a report of fault simulation homework of test and testability course. In this paper we have reported the result of fault simulation with Verilog and Atalanta and Hope applications. - View it on GitHub