VHDL and SystemC description of a 4-staged superscalar processor. - View it on GitHub