SYMPLYON 64-bit GP-GPU Compute Unit ISA and synthesizable Verilog RTL model for IEEE754-2008 Compute applications. This is a single floating-point compute unit with four, interleaving threads. It features FloPoCo-generated floating-point operators. - View it on GitHub