2-way superscalar RISC-V CPU in VHDL + Verilog — dual-issue, 4R/2W regfile, designed for future out-of-order. - View it on GitHub