SIMD model with Load-Store architecture and 4 processing elements each assigned with addressable memory. Design implemented on Xilinx ml510 board also includes debugging features through Chipscope. - View it on GitHub
Star
0
Rank
13818244