a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog - View it on GitHub