SHA256 Hardware Accelerator Synthesizable Verilog RTL - View it on GitHub