VHDL design for a pipelined SHA256 hardware accelerator block that is AXI4 Compliant. Synthesized for the Zynq7020 SoC - View it on GitHub