This project implements a modular, hardware-efficient baseband processing pipeline on FPGA for software-defined radio (SDR) applications. The design bridges the gap between RF front-ends (ADC/DAC or transceiver ICs) and digital signal processing, providing the core digital PHY layer functionality needed for wireless communication. - View it on GitHub