Verilog HDL for SAT accelerator targeted for Arria 10 platform (University of Utah research project) - View it on GitHub