A rudimental RISCV CPU supporting RV32I instructions, in VHDL - View it on GitHub