RISC-Vp supports RV32I. Written in VHDL for simulation on Xilinx Vivado 2019.2. This was part of a GILP (Programmable Logic Research Group) project at UNLaM. - View it on GitHub