A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations - View it on GitHub