Repository for the RisKy1 RISC-V ISA based CPU and various "flavors" of RV32imcZicsr. This design has many parameters/extensions that may be changed in order to tailor the CPU to a specific configuration. - View it on GitHub