A Reconfigurable Image Acqusition and Prosessing Subsystem in SystemVerilog. - View it on GitHub