A 32-bit RISC-V CPU using SystemVerilog from my Design Project in HCMUT - View it on GitHub