This repository contains the implementation of a single cycle based on RISC-V ISA and implemented on `LOGISIM` - View it on GitHub