A RISC-V 32 bits, 7-stages, Out Of Order, single issue speculative processor. The core implements the B, C, and M extensions. I and D caches are available. - View it on GitHub