Common SystemVerilog modules I use in my FPGA projects - View it on GitHub