Basic RISC-V based system set up for use in ICE40UP5K FPGAs - View it on GitHub