4-core pipeline RISC processor with 2-way set associative cache memory. Emulated on FPGA Board for matrix multiplication - View it on GitHub