VerilogHDL version superscale RV32&64, may consider the vector operation - View it on GitHub
Star
0
Rank
13821525