Design and implementation of a RISC-V core with vector extensions, focusing on the fetch-decode-execute pipeline, instruction handling mechanisms, and memory operations. Additionally, a test case involving matrix multiplication is provided to demonstrate the core’s capabilities and performance. - View it on GitHub