Superscalar out-of-order CPU backend design in Verilog with register renaming, free list, and physical register file integration. - View it on GitHub