An implementation of a RISC V multicore processor targeting FPGAs. - View it on GitHub