The purpose of this final year project (FYP) is to design and implement a 5-stage pipelined RISC-V processor in VHDL as an education tool. - View it on GitHub